

20W - 28V - 175MHz
GOLD METALLISED MULTI-PURPOSE
SILICON DMOS RF FET

FEATURES

- METAL GATE
- EXTRA LOW C_{rss}
- BROAD BAND
- SIMPLE BIAS CIRCUITS
- LOW NOISE
- HIGH GAIN

APPLICATIONS

- HF/VHF/UHF COMMUNICATIONS


ABSOLUTE MAXIMUM RATINGS
($T_{CASE} = 25^{\circ}C$ unless otherwise stated)

P_D	Power Dissipation	50W
BV_{DSS}	Drain-source breakdown voltage	70V
V_{GSS}	Gate-source voltage	$\pm 20V$
I_D	Drain Current	5A
T_{stg}	Storage temperature	-65 to 150°C
T_j	Maximum operating junction temperature	200°C
$R_{THj-case}$	Thermal resistance junction-case	Max.3.5°C/W

ELECTRICAL CHARACTERISTICS ($T_{CASE} = 25^{\circ}C$ unless otherwise stated)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Breakdown voltage, drain source $V_{GS}=0$ $I_D=100mA$	70			Vdc
I_{DSS}	Drain leakage current $V_{DS}=28V$ $V_{GS}=0$			1	mAdc
I_{GSS}	Gate leakage current $V_{GS}=20V$ $V_{DS}=0$			1	μ Adc
$V_{GS(th)}$	Gate threshold voltage $I_D=10mA$ $V_{DS}=V_{GS}$	1		7	Vdc
g_{fs}	Transconductance (300 μ s pulse) $V_{DS}=10V$ $I_D=1A$.8			mhos
G_{PS}	Common source power gain $P_O=20W$	16			dB
η	Drain efficiency $V_{DS}=28V$ $I_{DQ}=0.4A$	50			%
VSWR	Load mismatch tolerance $f=175MHz$	20:1			
C_{iss}	Input capacitance $V_{DS}=0V$ $V_{GS}=-5V$ $f=1MHz$			60	pF
C_{oss}	Output capacitance $V_{DS}=28V$ $V_{GS}=0$ $f=1MHz$			30	pF
C_{rss}	Reverse transfer capacitance $V_{DS}=28V$ $V_{GS}=0$ $f=1MHz$			2.5	pF

DIMENSIONS



DM	Millimeter	TOL	Inches	TOL
A	24.76	.13	.975	.005
B	18.42	.13	.725	.005
C	45°	5°	45°	5°
D	6.35	.13	.250	.005
E	3.17 DIA	.13	.125 DIA	.005
F	5.71	.13	.225	.005
G	9.52 DIA	.13	.375 DIA	.005
H	6.60	REF	.260	REF
I	.13	.02	.005	.001
J	4.32	.13	.170	.005
K	2.54	.13	.100	.005
L	20.32	.25	.800	.010

HAZARDOUS MATERIAL WARNING

The ceramic portion of the device between leads and metal flange is beryllium oxide. Beryllium oxide dust is highly toxic and care must be taken during handling and mounting to avoid damage to this area. THESE DEVICES MUST NEVER BE THROWN AWAY WITH GENERAL INDUSTRIAL OR DOMESTIC WASTE.

U.S. PATENTS 5,121,176 & 5,179,032
GLOBAL PATENTS PENDING




Figure 1 – Power Output and Efficiency vs. Power Input.




Figure 2 – Power Output & Gain vs. Power Input.




Figure 3 – IMD vs. Output Power.

D1001
OPTIMUM SOURCE AND LOAD IMPEDANCE


Frequency MHz	Z _S Ω	Z _L Ω
175MHz	5 + j14	12 - j14

Typical S Parameters

! V_{DS} = 28V, I_{DQ} = 0.1A

MHz S MA R 50

!Freq MHz	S11		S21		S12		S22	
	mag	ang	mag	ang	mag	ang	mag	ang
50	0.780	-116	18	112	0.034	25	0.642	-85
100	0.775	-135	9.312	85	0.030	11	0.577	-103
150	0.795	-149	6.077	68	0.022	14	0.613	-116
200	0.826	-159	4.193	53	0.017	44	0.669	-128
250	0.853	-169	3.216	43	0.023	74	0.715	-139
300	0.878	-179	2.566	35	0.039	89	0.759	-150
350	0.903	171	1.991	23	0.052	86	0.801	-161
400	0.923	161	1.655	18	0.070	84	0.839	-173
450	0.944	151	1.322	9	0.080	80	0.878	177
500	0.963	142	1.121	4	0.098	76	0.914	167
550	0.978	136	0.899	-2	0.108	72	0.945	159
600	0.985	131	0.762	-7	0.119	66	0.966	153



D1001 175MHz TEST FIXTURE

Substrate 1.6mm PTFE/glass, Er=2.5
All microstrip lines W=4.4mm

T1	10mm	L1	1.5 turns 22swg enamelled copper wire, 6mm i.d.
T2	13mm	L2	10 turns 19swg enamelled copper wire, 6mm i.d.
T3	12mm	L3	1.5 turns 22swg enamelled copper wire, 6mm i.d.
T4	4mm	L4	13.5 turns 19swg enamelled copper wire on Siemens B64920A618X830 ferrite core

*D1001

*PSPICE MODEL FOR POINT NINE RF N-CHANNEL VERTICAL DMOS POWER FET

*May 2004

```
*          _____GATE
*          I    _____DRAIN
*          I    I    _____SOURCE
*          I    I    I
.SUBCKT D1001  10  20  30
*Cin1,Cin2 & Lin model the input side of the package
Cin1  10   30   0.31p
Lin   10   11   0.64n
Cin2  11   30   0.24p
LG    11   12   1n      ;Gate bond wire inductance
CGS   12   13   46p     ;Gate-source capacitance
MOS   14   12   13     13  D1001 L=0.9U W=0.056      ;D G S B LEVEL1
JFET  16   13   14     D1001                        ;D G S
DBODY 13   16           D1001                        ;P N
LS    13   30   1n     ;Source bond wire inductance
CGD   12   16   1p     ;Gate-drain feedback capacitance

*Cout1,Cout2 & Lout model the output side of the package
Cout1 16   30   0.65p
Lout   16   20   1.5n
Cout2 20   30   0.6p

.MODEL D1001 NMOS (VTO=4.76 KP=2.811E-5 LAMBDA=0.032 RD=0.076 RS=0.306)
.MODEL D1001 NJF (VTO=-4.3 BETA=0.25 LAMBDA=0.54)
.MODEL D1001 D (CJO=82.2P RS=0.25 VJ=0.7 M=0.35 BV=75)

.ENDS
```